MICRO LOGIC CORP. HACKENSACK, NJ

# 8086 & 8088

							lex to I	nstruct	ion Co	nversio	on						
	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	
A	DD X8 byte	ADD X9 word	ADD 8X byte	ADD 9X word	ADD AL,i	ADD AX,ii	PUSH	POP	OR X8 byte	OR X9 word	OR 8X byte	OR 9X word	OR AL,i	OR AX,ii	PUSH	POP	1
A	DC X8	ADC X9 word	ADC 8X byte	ADC 9X word	ADC AL,i	ADC AX,ii	PUSH	POP	SBB X8 byte	SBB X9 word	SBB 8X byte	SBB 9X word	SBB AL,i	SBB AX,ii	PUSH	POP	1
A	ND X8	AND X9 word	AND 8X	AND 9X word	AND AL,i	AND .	SEG =ES	DAA	SUB X8 byte	SUB X9 word	SUB 8X byte	SUB 9X word	SUB AL,i	SUB AX,ii	SEG =CS	DAS	1
)	OR X8	XOR X9 word	XOR 8X	XOR 9X	XOR AL.i	XOR AX,ii	SEG =SS	AAA	CMP X8 byte	CMP X9 word	CMP 8X byte	CMP 9X word	CMP AL,i	CMP AX,ii	SEG =DS	AAS	1
i	INC AX	INC	INC DX	INC BX	INC SP	INC BP	INC	INC	DEC AX	DEC	DEC DX	DEC BX	DEC SP	DEC BP	DEC	DEC	1
	PUSH	PUSH	PUSH	PUSH	PUSH	PUSH BP	PUSH	PUSH	POP	POP	POP	POP BX	POP	POP BP	POP	POP	1
																	1
	JO	JNO	JC/JB JNAE	JNC/JNB JAE	JE JZ	JNE JNZ	JBE JNA	JNBE JA	JS	JNS	JP JPE	JNP JPO	JL JNGE	JNL JGE	JLE JNG	JNLE JG	1
Ī	AX	ВХ	AX	СХ	TEST 8X byte	TEST 9X word	XCHG 8X byte	XCHG 9X word	MOV X8 byte	MOV X9 word	MOV 8X byte	MOV 9X word	MOV XL	LEA 9X	MOV MX	POP OX	1
	NOP	XCHG AX,CX	XCHG AX,DX	XCHG AX,BX	XCHG AX,SP	XCHG AX,BP	XCHG AX,SI	XCHG AX,DI	CBW	CWD	CALL	WAIT	PUSHF	POPF	SAHF	LAHF	1
	MOV AL,aa	MOV AX,aa	MOV aa,AL	MOV aa,AX	MOVS byte	MOVS	CMPS byte	CMPS word	TEST AL,i	TEST AX,ii	STOS byte	STOS	LODS	LODS word	SCAS	SCAS	1
	MOV AL,i	MOV CL,i	MOV DL,i	MOV BL,i	MOV AH,i	MOV CH,i	MOV DH,i	MOV BH,i	MOV AX,ii	MOV CX,ii	MOV DX,ii	MOV BX,ii	MOV SP,ii	MOV BP,ii	MOV SI,ii	MOV DI,ii	1
ĺ			RET ii	RET	LES 9X rr,dw	LDS 9X rr,dw	MOV UX	MOV 0X xx,ii			RET ii	RET	INT 3	INT	INTO	IRET	19
	DX	EX	FX	GX	AAM (D4,0A)	AAD (D5,0A)		XLAT	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7	1
	OOPNZ	LOOPZ	LOOP	JCXZ	IN AL.i	IN AX,i	OUT i,AL	OUT i,AX	CALL	JMP dd	JMP aaaa	JMP d	IN AL,DX	IN AX,DX	OUT DX,AL	OUT DX,AX	ľ
	LOCK		REPNE	REPE REPZ	HLT	СМС	нх	IX	CLC	STC	CLI	STI	CLD	STD	JX	кх	ľ

8

### Miscellaneous Notes

3

COMPATIBILITY: The 8086 and 8088 are 100% compatible in machine and assembly languages.

competible in machine and assembly languages. SEGMEMTS: Memory segments are 64k byte sections of the full megabyte space. Four segments are assigned to code, stack, data, and axtra data. Their physical location is given by their respective registers (CS, SS, DS, ES) times 16. Locations within a segment are specified by a 16-bit offest (or logical) address relative to the beginning of the segment. ALIGMMEMT: On both processors, works can start at even or odd addresses. However, on the 8066, each load or store of an odd aligned word adds 4 cycles to execution time. 8086 programs should at least align the stack.

DESTINATION (,) SOURCE: Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION.SOURCE

BYTE ORDER: Two byte and two word values, displacements, and addresses in code, stack, jumptable, and data areas are stored with Least significant half at Lower address.

RELATIVE JUMPS: The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction. STRING POINTERS: For string operations, while points into the DATA segment, note that DI points in the EXTRA segment.

BP FOR STACK: When register BP is specified in an instruction, the variable is assumed to reside in the STACK segment.

STACK segment.

RESERVED PORTS: Ports 00F8H thru 00FFH of the 64K I/J0 locations are reserved for Intel products.

INTERRUPT NOTES: When a segment register and another value must be updated together without the possibility of an intervening interrupt (e.g. SS and SP), the segment register should be changed first and followed immediately by the instruction that updates the other value. (Interrupts are not recognized immediately after a move to segment register, POP segment register, or prefix instruction.) Interrupts are accepted and handled properly during repeated string operations provided additional prefixes are not used (and assuming there are no algorithmic conflicts with string data). The NMI and INTR interrupt lines are respectively edge and level triggered.

RESET: A hardware Reset sets CS=FFFF.

RESET: A hardware Reset sets CS=FFFF, DS=SS=ES=0000, FLAGS=0, and starts executing code at location FFFF0.

DS=SS=ES=0000, FLAGS=0, and starts executing code at location FFFF0.

ROTATES AND SHIFTS: All single-bit rotates and shifts set OF=1 the MSB (eign bit) is changed by the operation. If the sign bit retains its original value, OF is cleared. OF is undefined after multi-bit operations. PARITY FLAG: The parity flag reflects the parity of only the low order 8 bits of results. (Flag is set if even number of one-bits, cleared if odd.)

BCD TERMS: Packed BCD and Unpacked BCD have respectively two and one binary coded declined sights provided to the control of the

**DERIVATION:** This card is based on Intel publications

FLAG CODES TABLE: In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation. INSTRUCTION DESCRIPTION TABLE: The single letter column corresponds to the leftmost column of the FLAG CODES table.

HEX COLUMN OF INSTRUCTION SET: Non-HEX values for the second byte refer to sections of the

SECOND BYTE TABLE (see below). Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if

6

C COLUMN OF INSTRUCTION SET: These codes refer to the CYCLE CODES table.

5

"C' COLLIMN OF INSTRUCTION SET: These codes refer to the CVCLE CODES table.

CYCLE CODES TABLE: Listed numbers are instruction execution times in CPU cycles. When 8086 and 8088 times cliffer, the 8086 time is given first and the 8088 is given on the next time. A "Y terminator indicates to add calculation time for the effective address per section T' of the SECOND BYET TABLE. For the 8086, the number in parenthesis applies when word data is at an odd address, 8086 times assume the stack at an even address, A "- indicates a min to max range. XY are times for FALIURE SUCCESS. Note that seweral factors can increase execution time over the figures shown. A series of fast executing instructions can drain the instruction queue and correase execution time, and instruction prefetch can conflict with memory data access also increasing execution time. The actual time for a code sequence is claimed to typically be within 5-10% of the theoretical time although in special cases it can be much more. For the 8086, instruction alignment can affect speed in some cases but usually not substantially.

some cases but usually not substantially.

SECOND BYTE TABLE: This table allows conversion to and from hex of the second byte (excluding prefixes) of an instruction. The table is referred to by other parts of this card in such forms as X8, 9X, X0, MX, KX, etc. X9, for example, directs you to find the first operand of the instruction being converted in section X, and the second operand in section 9. (Section 9 is located below number matrix). The machine code is then found at the intersection. X0 sends you to X for the ONLY operand and scross to section 10 for the machine code. For disassembly, Traft find the machine code is the number matrix and determine the instruction from the assembling, make sure register values are taken from the bottom part of section X while register pointers are taken from the upper parts.

HEX TO INSTRUCTION TABLE: To convert from hex to an instruction, scan down for the first digit (MSD) and across for the second. Two-character codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry. On the second line, two-character codes refer to registers.

## ADDRESSING COLUMN OF INSTRUCTION SET:

of section X of SECOND BYTE TABLE

mamory word specified by memory pointers
of section X of SECOND BYTE TABLE.

(With CALL or JMP instructions memory
has 2 byte offset from segment start of point
to go to.)

reg or mem byte
reg or mem word
segment register
memory double-word specified by memory
pointers of section X of SECOND BYTE
TABLE. (With CALL or JMP instructions
memory has 2 byte offset from segment start
followed by 2 byte segment address/16 of
point to go to.)

within segment
another segment
of byter or word is listed, the assembler may

## Instruction Description

A

B

C

D

# Flag Codes

A C OU PU SU ZU AU CU OU P S Z A C O P S Z

AUCOPSZ

EVERY FLAG NO OTHERS A O P S Z C O

ACPSZ

AU CU OU PU SU ZU AU C O PU SU ZU A C OU P S Z

N = NONE

# Flags

A = Aux carry flag

Carry flag

D = Direction flag

= Interrupt enable

O = Overflow flag

Parity flag

S = Sign flag

= Trap flag

Z = Zero flag

## Registers

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL
	7 ,	

SP STACK POINTER
BP BASE POINTER
SI SOURCE INDEX
DI DESTINATION INDEX

INSTRUCTION PNTR

CS CODE SEGMENT
DS DATA SEGMENT
SS STACK SEGMENT
ES EXTRA SEGMENT

# Intentionally Bla

All mnemonics copyright intel Corporation 1978

	IMUL
nk	IN INC INT
	into

DIV

N Convert word to double-word — Extends sign bit of AX throughout DX
M Decimal adjust for addition — Restores AL to packed BCD attended from the provided and provided adjust for addition of packed BCD number (byte add orly)
M Decimal adjust for subtraction of packed BCD number (byte add orly)
M Decimal adjust for subtraction of packed BCD number (byte sub only)
G Decrement by one
K Divide unsigned — (AL = AX / source; AH = rem) or (AX = DX:AX / source; AH = rem) or (AX = DX:AX / source; CX = rem)
Type 0 interrupt if div by 0 or quotient too large
N Escape — for instructions to coprocessor
N Halt and wait for interrupt to large
N Escape — for instructions to coprocessor
N Halt and wait for interrupt in the position in the table. The first element is at position 0.

XOR
D Logical Exclusive-OR - Differing bits yield one - Like bits yield zero (clears CF, OF)
N Input from port
G Increment by one
I Interrupt - Activates 1 of 256 interrupt routines by software (clears IF, TF) (As with handware int, flags are saved on stack)
N Interrupt if overflow — If OF=1 then INT4 (clears IF, TF) if successful)
Interrupt above - unsigned
N Jump if above or equal - unsigned
N Jump if below or equal - unsigned
N Jump if below or equal - unsigned
N Jump if preater or equal - signed
N Jump if greater or equal - signed
N Jump if less or equal - signed
N Jump if less or equal - unsigned
N Jump if not above or equal - unsigned
N Jump if not above or equal - unsigned
N Jump if not above or equal - unsigned
N Jump if not above unsigned
N Jump if not above unsigned
N Jump if not above or equal - unsigned
N Jump if not above or equal - unsigned
N Jump if not above unsigned
N Jump i IRET

JA
JAE
JB
JBE
JC
JCXZ
JE
JG
JGE
JL
JLE
JMP
JNA
JNAE
JNB

JNBE N Jump if not below nor equal - unsigned NC N Jump if not carry - If CF=0

JNE N Jump if not equal - If ZF=0

JNG N Jump if not greater - signed

JNGE N Jump if not greater - signed

JNL N Jump if not greater or equal - signed

JNL N Jump if not greater or equal - signed

JNL N Jump if not greater or equal - signed

JNL N Jump if not less nor equal - signed

JNL N Jump if not less - signed

JNL N Jump if not less - signed

JNL N Jump if not partly - If PF=0

JNS N Jump if not partly - If PF=0

JNS N Jump if not zero - If ZF=0

JO N Jump if partly - If PF=1

JPE N Jump if partly even - If PF=1

JPE N Jump if partly even - If PF=1

JPO N Jump if partly odd - If PF=0

JS N Jump if sign - If SF=1

JZ N Jump if zero - If ZF=1

JZ N Jump if zero - If ZF=1

LAHF N Load Alf from low byte of flags

N Load pointer using DS - A double word pointer located in memory is moved into a register (first word) and register DS

(second word)

LEA N Load effective address - The address (offset from beginning of segment) of the source operand (as opposed to its value) is loaded into a register

LSS N Load pointer using ES - Similar to LDS

LOCK N Lock bus - A prefix causing CPU to assert LOCK signal during execution of prefixed instruction

LODS N Load string - Loads byte or word pointed to by Si into AL or AX and updates Si by 1 or 2 accordingly

N Loop - Decrement CX by one and jump if CX not zero and ZF=1

LOOPNE N Loop while not equal - Same as LOOPNZ

LOOPNE N Loop while not zero - Decrement CX and jump if CX not zero and ZF=1

LOOPNE N Loop while or zero - Same as LOOPNE

LOOPNE N Loop while not zero - Decrement CX or updates pointare but not 2 accordance.

MICRO

**CHART®** 

MOV N Move - Moves to destination from source
MOVS N Move string - Moves byte or word pointed
to by St to location pointed to by Dt and
updates pointers by 1 or 2 accordingly
MOVSB N Move string byte - See MOVS
MUL L Multiply unsigned - See IMUL
NEG C Negate - two's complement (multiply by-1)
NOP N No operation
NOT Logical NOT - one's complement
OR D Logical OR (clears CF, OF)
OUT Output to port
POP N Pop word from stack - SP increases after
access

POP N Pop word from stack - SP increases after access
POFF E Pop flags from stack
PUSH N Push word onto stack - SP decreases first
PUSHF N Push flags onto stack
RCL H Rotate firu carry left - by 1 or by CL
RCP H Rotate tiru carry right - by 1 or by CL
REP N Repeat prefix - See below
RET N Return from procedure - Not for use with interrupt procedures - Optional pop-value (usually even #) is added to SP to dump passed parameters
ROL H Rotate left - by 1 or by CL - CF = LSB of result

ROL H Rotate left - by 1 or by CL - CF = LSB of result

SAHF J Store AH into low byte of flags

SAL D Shift arithmetic left - zero filli - by 1 or by CL

CF = last bit shifted out - not or by CL

SAR D Shift arithmetic right - sign extension - by 1 or by CL - CF = last bit shifted out - note that negative numbers are rounded differently from IDIV by 2

SBB C Subtract with borrow - destination minus source

SCAS C Scan string - Compares AL or AX with byte or word pointed to by DI and updates DI by 1 or 2 accordingly - JG, for example, will jump if AL or AX is greater than string element

SHL D Shift logical left - Same as SAL

jump if AL or AX is greater than string element

D Shift logical left - Same as SAL

D Shift logical right - zero fill - by 1 or by CLCF = last bit shifted out
F Set carry flag
Set direction flag - Prepares for auto
decrement of SI and DI during string-op
F Set interrupt-enable flag - enables
interrupts after next instruction

Notes string - Stores AI or AX into location

N Store string - Stores AL or AX into location pointed to by DI and updates DI by 1 or 2

# **About the Tables**

'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

# 8086 & 8088

STANT REFERENCE CARD

**MICRO CHART®** 

Second Byte Table 3

	HACK	(ENSA	CK,	NJ					MIC	RO	PR	ОС	ESS	OR	IN:
				ESC	5,mm	DD,XN	B2	MOV	sr,rr	8E,MX	P1	SAL	r,1	D0,X4	P1
		ion S	-	ESC ESC	6,mm 7,mm	DE,XN DF,XN	B2 B2	MOV	sr,mm rr,sr	8E,MX 8C,XL	G3 P1	SAL	m,1 rr,1	D0,X4 D1,X4	V1 P1
INST	ADDR	HEX 37	C M2	HLT	none	F4	P1	MOV	mm,sr	8C,XL	H1	SAL	mm,1 r,CL	D1,X4 D2,X4	W1 S3
AAD	none	D5,0A D4.0A	B1 C1		-			Movs	byte	A4	нз	SAL	m,CL	D2,X4	T3
AAS	none	3F	M2	IDIV	r m	F6,X7 F6,X7	C2 D2	MOVS MOVSB		A5 A4	13 H3	SAL	rr,CL mm,CL	D3,X4 D3,X4	S3 E4
ADC	r,r	10,X8	D1	IDIV	rr mm	F7,X7 F7,X7	E2 A4	MOVSW	none	A5	13	SAR	r,1	D0,X7	P1
ADC	m,r rr,rr	10,X8 11,X9	E1 D1	IMUL	r	F6,X5	G2	MUL	r m	F6,X4 F6,X4	J3 K3	SAR	m,1 rr,1	D0,X7	V1 P1
ADC	mm,rr r,m	11,X9 12,8X	F1 G1	IMUL	m	F6,X5	H2 1	MUL	rr mm	F7,X4	L3	SAR	mm,1	D1,X7	W1
ADC ADC	rr,mm	13,9X 80,X2	H1	IMUL	rr mm	F7,X5 F7,X5	12 B4	MUL		F7,X4	C4	SAR	r,CL m,CL	D2,X7 D2,X7	S3 T3
ADC	m,i	80,X2	11	IN	AL,i	E4	K2	NEG NEG	r m	F6,X3 F6,X3	D1 E1	SAR	rr,CL mm,CL	D3,X7	S3 E4
ADC	rr,ii mm,ii	81,X2 81,X2	A1 J1	IN	AX,i AL,DX	E5 EC	L2 M2	NEG NEG	rr mm	F7,X3 F7,X3	D1 F1	SBB	r,r	18,X8	D1
ADC	rr,i mm,i	83,X2 83,X2	A1 J1	IN	AX,DX	ED	N2	NOP	none	90	D1	SBB SBB	m,r	18,X8 19,X9	E1 D1
ADC	AL,i AX,ii	14 15	A1 A1	INC	m mm	FE,X0	V1			F6,X2		SBB	mm,rr	19,X9	F1
ADD	r,r	00,X8	D1	INC	AL	FF,X0 FE,C0	W1 D1	NOT	r m	F6,X2	D1 E1	SBB	r,m rr,mm	1A,8X 1B,9X	G1 H1
ADD ADD	m,r rr,rr	00,X8 01,X9	E1 D1	INC	CL DL	FE,C1 FE,C2	D1 D1	NOT	rr mm	F7,X2 F7,X2	D1 F1	SBB	r,i m,i	80,X3 80,X3	A1
ADD	mm,rr	01,X9	F1	INC	BL	FE,C3 FE,C4	D1 D1	OR	r,r	08,X8	D1	SBB	rr,ii mm,ii	81,X3 81,X3	A1 J1
ADD	r,m rr,mm	02,8X 03,9X	G1 H1	INC	CH	FE,C5 FE,C6	D1 D1	OR OR	m,r rr,rr	08,X8 09,X9	E1 D1	SBB SBB	rr,i mm,i	83,X3 83,X3	A1 J1
ADD	r,i m,i	80,X0 80,X0	A1	INC	BH	FE,C7	D1	OR	mm,rr	09,X9	F1	SBB	AL,i	1C	A1
ADD	rr,ii mm.ii	81,X0 81,X0	A1 J1	INC	СХ	40 41	D1 D1	OR	r,m rr,mm	0A,8X 0B,9X	G1 H1	SBB	AX,ii	1D	A1
ADD	rr,i	83,X0 83,X0	A1	INC	DX BX	42	D1 D1	OR	r,i m,i	80,X1 80,X1	A1	SCAS		AE AF	U2 Z3
ADD	mm,i AL,i	04	J1 A1	INC	SP BP	44 45	D1 D1	OR OR	rr,ii mm,ii	81,X1 81,X1	A1 J1	SEG CS:	prfx	2E	P1 P1
ADD	AX,ii	05	A1	INC	SI	46 47	D1 D1	OR OR	AL,i AX,ii	OC OD	A1 A1	DS: ES:	prfx prfx	3E 26	P1 P1
AND	r,r m,r	20,X8 20,X8	D1 E1									SS:	prfx	36	P1
AND	rr,rr mm,rr	21,X9 21,X9	D1 F1	INT	3 i	CC	O2 P2	OUT	i,AL i,AX	E6 E7	K2 L2	SHL	r,1	D0,X4	P1
AND	r,m	22,8X	G1	INTO	none	CE	Q2 R2	OUT	DX,AL DX,AX	EE EF	M2 N2	SHL	m, 1 rr, 1	D0,X4 D1,X4	V1 P1
AND	rr,mm r,i	23,9X 80,X4	H1 A1	JA	d	77		POP	mm	8F,X0	N3	SHL	mm,1 r,CL	D1,X4 D2,X4	W1 S3
AND	m,i rr,ii	80,X4 81,X4	I1 A1	JAE	d	73	S2 S2	POP	AX	58	03	SHL	m,CL	D2,X4	T3
AND	mm,ii AL,i	81,X4 24	J1 A1	JBE JBE	d d	72 76	S2 S2	POP	CX	59 5A	O3	SHL	rr,CL mm,CL	D3,X4 D3,X4	S3 E4
AND	AX,ii	25	A1	JC JCXZ	d	72 E3	S2 T2	POP	BX SP	5B 5C	O3	SHR	r,1	D0,X5	P1
CALL	dd	E8	K1	JE JG	d d	74 7F	S2	POP	BP SI	5D 5E	O3	SHR	m,1 rr,1	D0,X5 D1,X5	V1 P1
CALL	rr mm	FF,X2 FF,X2	L1 M1	JGE	d	7D	S2	POP	DI ES	5F	03	SHR	mm,1 r,CL	D1,X5	W1
CALL	aaaa dw	9A FF,X3	N1 O1	JLE	d d	7C 7E	S2 S2	POP	CS	07 0F	03	SHR	m,CL	D2,X5	S3 T3
				JMP JMP	d dd	EB E9	U2 U2	POP	SS DS	17 1F	O3	SHR	rr,CL mm,CL	D3,X5	S3 E4
CLC	none	98 F8	P1 P1	JMP JMP	rr mm	FF,X4 FF,X4	V2 W2	POPF	none	9D	03	STC	none	F9	P1
CLD	none	FC FA	P1 P1	JMP JMP	aaaa dw	EA FF,X5	U2 X2	PUSH	mm	FF,X6	P3	STD	none	FD FB	P1 P1
CMC	none	F5	P1	JNA	d	76	S2	PUSH	AX	50	Q3	STOS		AA AB	V2 A2
CMP CMP	r,r m,r	38,X8 38,X8	D1 G1	JNAE	d	72 73	S2 S2	PUSH	DX	51 52	Q3 Q3				
CMP	rr,rr	39,X9	D1	JNBE	d	77 73	S2 S2	PUSH	BX SP	53 54	Q3 Q3	SUB	r,r m,r	28,X8 28,X8	D1 E1
CMP	mm,rr r,m	39,X9 3A,8X	H1 G1	JNE JNG	d	75 7E	S2 S2	PUSH	BP SI	55 56	Q3 Q3	SUB	rr,rr mm,rr	29,X9 29,X9	D1 F1
CMP	rr,mm r,i	3B,9X 80,X7	H1 A1	JNGE JNL	d	7C 7D	S2 S2	PUSH	DI ES	57 06	Q3 R3	SUB	r,m rr,mm	2A,8X 2B,9X	G1 H1
CMP	m,i rr,ii	80,X7 81,X7	Q1 A1	JNLE	d	7F	S2	PUSH	CS	0E	R3	SUB	r,i m,i	80,X5 80,X5	A1
CMP	mm,ii rr,i	81.X7 83,X7	R1 A1	JNO	d	71 7B	S2 S2	PUSH	SS DS	16 1E	R3 R3	SUB	rr,ii	81,X5	A1
CMP	mm,i	83,X7	R1	JNS	d	79 75	S2 S2	PUSHF	none	9C	R3	SUB	mm,ii rr,i	81,X5 83,X5	J1 A1
CMP	AL,i AX,ii	3C 3D	A1 A1	JO JP	d	70 7A	S2 S2	RCL	r,1	DO,X2	P1	SUB	mm,i AL,i	83,X5 2C	J1 A1
CMPS	byte	A6	S1	JPE JPO	d	7A 7B	S2 S2	RCL	m,1 rr,1	DO,X2 D1,X2	V1 P1	SUB	AX,ii	2D	A1
CMPS CWD	word none	A7 99	T1 U1	JS	d	78	S2	RCL	mm,1 r,CL	D1,X2 D2,X2	W1 S3	TEST		84,8X 84,8X	D1 G1
DAA	none	27	A1	JZ	d	74	S2	RCL RCL	m,CL rr,CL	D2,X2 D3,X2	T3 S3	TEST		85,9X	D1
DAS	none	2F	A1	LAHF	none rr,dw	9F C5,9X	A1 Y2	RCL		D3, X2	E4	TEST	r,i	85,9X F6,X0	H1 U1
DEC	m	FE,X1	V1	LES	rr,m rr,dw	8D,9X C4,9X	Z2 Y2	RCR	r,1	D0,X3	P1	TEST	rr,ii	F6,X0	F2 U1
DEC	mm AL	FF,X1 FE,C8	W1 D1	LOCK	prfx	F0 AC	P1 B3	RCR	m,1 rr,1	D0,X3 D1,X3	V1 P1		mm,ii	F7,X0 A8	J2 A1
DEC	CL	FE,C9 FE,CA	D1 D1	LODS	word	AD	C3	RCR RCR	mm,1 r,CL	D1,X3 D2,X3	W1 S3		AX,ii	A9	A1
DEC	BL AH	FE,CB FE,CC	D1	LOOPE LOOPE	d	E2 E1	D3 T2	RCR RCR	m,CL rr,CL	D2,X3 D3,X3	T3 S3	WAIT	none	9B	мз
DEC	CH	FE,CD	D1	LOOPZ LOOPN	Zd	E1 E0	T2 E3	RCR		D3,X3	E4	хсно	r,r	86,8X	A1
DEC	BH	FE,CE FE,CF	D1	LOOPN	Ed	E0	E3	REP	prfx	F3	P1	XCHG	rr,rr	86,8X 87,9X	I1 A1
DEC	CX	48 49	D1 D1	MOV	r,r m,r	88,X8 88,X8	P1 G1	REPE	prfx prfx	F3 F3	P1 P1		rr,mm AX,CX	87,9X 91	J1 D1
DEC	DX BX	4A 4B	D1 D1	MOV	rr,rr	89,X9	P1	REPNE REPNE	E prfx Z prfx	F2 F2	P1 P1	XCHG	AX,DX		D1 D1
DEC	SP BP	4C 4D	D1 D1	MOV	mm,rr r,m	89,X9 8A,8X	H1 F3	RET	ws	СЗ	V3	XCHG	AX,SP	94	D1
DEC	SI	4E	D1	MOV	rr,mm m,i	8B,9X C6,X0	G3 Q1	RET	ii ws	C2	W3	XCHG	AX,BP	95 96	D1 D1
DEC	DI	4F	D1	MOV	mm,ii AL,i	C7,X0	R1 A1	RET	as ii as	CB	X3 Y3	XCHG	AX,DI	97	D1
DIV	r m	F6,X6 F6,X6	X1 Y1	MOV	CL,i DL,i	B1 B2	A1	ROL	r,1	D0,X0	P1	XLAT	byte	D7	V2
DIV	rr mm	F7,X6 F7,X6	Z1 D4	MOV	BL,i	B3	A1 A1	ROL	m,1 rr,1	D0,X0 D1,X0	V1 P1	XOR	r,r m r	30,X8 30,X8	D1 E1
				MOV	AH,i CH,i	B4 B5	A1 A1	ROL	mm,1 r,CL	D1,X0 D2,X0	W1	XOR	m,r rr,rr	31,X9	D1
ESC	0,rr 1,rr	D8,XN D9,XN	P1 P1	MOV	DH,i BH,i	B6 B7	A1 A1	ROL	m,CL	D2,X0	S3 T3	XOR	mm,rr r,m	31,X9 32,8X	F1 G1
ESC ESC	2,rr 3,rr	DA,XN DB,XN	P1	MOV	AX,ii CX,ii	B8 B9	A1 A1	ROL	rr,CL mm,Cl	D3,X0	S3 E4	XOR	rr,mm r,i	33,9X 80,X6	H1 A1
ESC	4,rr 5,rr	DC,XN DD,XN	P1	MOV	DX,ii	BA	A1	ROR	r,1	D0,X1	P1	XOR	m,i rr,ii	80,X6 81,X6	11 A1
ESC	6,rr	DE,XN	P1	MOV	BX,ii SP,ii	BB BC	A1 A1	ROR	m,1 rr,1	D0,X1 D1,X1	V1 P1	XOR	mm,ii	81,X6	J1
ESC	7,rr 0,mm	DF,XN D8,XN	B2	MOV	BP,ii SI,ii	BD BE	A1 A1	ROR	mm,1	D1,X1	W1	XOR	AL,i AX,ii	34 35	A1 A1
ESC	1,mm 2,mm	D9,XN DA,XN	B2	MOV	DI,ii AL,aa	BF A0	A1 K2	ROR	m,CL	D2,X1	S3 T3				
ESC	3,mm 4,mm	DB,XN DC,XN	B2	MOV	AX,aa aa,AL	A1 A2	L2 K2	ROR	rr,CL mm,Cl	D3,X1	S3 E4	Tarie .			
				MOV	aa,AL	A3	L2	SAHF	none	9E	A1				
-									-			-			

A1	4	A2	11(15)	A3	unused
<b>B1</b>	60		15	B3	12
C1	83	B2	8(12)+	C3	12(16)
D1	3		12+		16
E1	16+	C2	101-112	D3	5:17
F1	16(24)+	D2	107-118+		5:19
	24+	E2	165-184	F3	8+
G1	9+	F2	11+	G3	8(12)+
H1	9(13)+	G2	80-98		12+
	13+	H2	86-104+	НЗ	18
11	17+	12	128-154	13	18(26)
J1	17(25)+	J2	11(15)+		26
	25+		15+	J3	70-77
K1	19	K2	10	K3	76-83+
	23	L2	10(14)	L3	118-133
L1	16		14	МЗ	4+5N
	20	M2	8	N3	17(21)+
M1	21(25)+	N2	8(12)		25+
	29+		12	03	8
N1	28	02	52		12
	36		72	P3	16(20)+
01	37(45)+	P2	51		24+
P1	53+	-	71	Q3	11
	10+	Q2	4:53	R3	15
Q1 R1	10(14)+	R2	4:73	H3	10
KI	14+	HZ	44	S3	
S1	22	S2	4:16	T3	8+4N 20+4N+
T1	22(30)	T2	6:18	U3	N/A
. 1	30	U2	15	V3	16
U1	5	V2	11	10	20
V1	15+	W2	18(22)+	W3	20
W1	15(23)+	200	22+	1.70	24
	23+	X2	24(32)+	ХЗ	26
X1	80-90	AL	32+	1	34
Y1	86-96+	Y2	16(24)+	Y3	25
Z1	144-162	-	24+	1.0	33
-		Z2	2+	Z3	15(19)
A4	171-190			-	19

# A4 171-190(175-194)+ 175-194)+ 175-194 B4 134-160(138-164)+ 138-164+ C4 124-139(128-143)+ 128-1439+ D4 154-172(158-176)+ 158-176+ E4 20(28)+4N+ 28+4N+ E4 9+17N G4 9+17(25)N 9+25N H4 9+10N H4 9+10N H4 9+10N H4 9+10N H4 9+22N K4 9+22(30)N 9+30N L4 9+15N M4 9+15(19)N 9+19N N4 9+13(17)N 9+13N P4 9+13(17)N 9+17N

# Example

After reading "About the Tables", usage of the tables can be verified by assembly and y of:

ADC AL6
OR CX.DX
08 MOV (SI+7),6
ROL SI
LP ROL (SI)
JC LP
AAD

7) DSA AAD
The following notes help avoid difficulty (when converting to hex) and correspond to the lines above:

1) Use "ALI" - not "r," Read about Second Byte Table to convert XB.

3) Parentheese indicate mem print and form is "m.". Form of first operand is "(SI+d)".

1) Use "SI" from reg part of section X.

5) Use "SI" from mem part of section X.

5) Use "GISI" from mem part of section X.

6) Read about "Relative Jumps".

7) Special case for disassembly.

# **Hex and Decimal Conversion**

0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 2 3 3 3 4 35 66 37 38 39 40 41 42 43 44 45 46 47 3 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 63 64 66 67 68 69 70 71 72 73 74 75 76 77 78 79 5 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 6 96 97 99 99 100 101 102 103 104 105 106 107 106 109 110 111 71 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 8 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 91 144 145 146 114 7 148 149 150 151 152 153 154 155 156 157 158 159 8 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 8 176 187 187 188 199 130 120 120 20 20 20 20 20 20 20 20 20 20 20 20 2		0	1	2	3	4	5	6	7	6	9	A	8	C	D	E	F	
2 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 3 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 4 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 5 80 81 82 83 84 85 86 87 88 89 90 91 92 83 94 95 6 96 96 79 89 91 00 10 102 103 104 105 106 107 108 109 110 111 71 12 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 8 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 91 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 15 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 C 192 193 194 195 196 197 182 183 195 200 201 202 203 204 205 206 207 208 209 210 211 212 213 224 125 123 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 8		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	10
48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 4 64 65 66 67 68 69 70 71 72 73 77 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 99 39 49 56 69 69 79 89 99 100 101 102 103 104 105 106 107 108 109 110 111 111 115 116 117 118 119 120 121 122 123 124 125 126 127 8 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 164 165 166 167 168 169 170 171 172 173 174 175 176 177 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 101 102 102 103 104 105 106 107 108 109 100 101 102 102 102 102 102 102 102 102	ı	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 8 8 99 91 92 93 94 95 80 81 82 83 84 85 86 87 88 86 99 91 92 93 94 95 96 97 98 99 100 102 103 104 105 106 107 108 109 110 111 71 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 148 149 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 4 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 8 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 10 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 200 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239	2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	1
8 0 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 712 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 8 128 128 128 128 128 128 128 128 128 1	ı	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	1
96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 7 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 8 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 148 148 148 149 150 151 152 153 154 155 156 157 158 159 160 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 177 179 179 180 181 182 183 184 185 186 187 188 189 190 191 10 191 191 191 191 191 191 191	ı	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	1
7 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 128 129 130 131 132 133 134 135 136 137 138 139 140 141 42 143 128 128 129 130 131 143 145 155 156 157 158 159 141 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 14 165 165 167 167 167 167 167 167 167 167 167 167	1	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	1
128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 140 140 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 140 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 175 175 175 175 175 175 176 179 180 181 182 183 184 185 186 187 188 189 190 191 10 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 201 212 22 21 22 23 23 26 26 26 27 228 229 230 231 232 233 234 235 236 237 238 239	3	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	1
144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 187 179 180 181 182 183 184 185 186 187 188 189 190 191 191 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 234 235 236 237 238 239	1	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	ŀ
160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 23 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239	3	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	ŀ
8 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 C 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 2 208 209 201 211 212 213 214 215 216 217 218 219 2022 2122 223 E 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239		144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	1
2 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 2 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 5 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239	A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	
2 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 E 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239	3	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	ŀ
E 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239		192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	ŀ
	2	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	þ
F 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255	ij	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	1
	=	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	1

Me	emory Locations
00000 - 00003	Type 0 interrupt pointer for divide-error
00004 - 00007	Type 1 interrupt pointer for single-step
00008 - 0000B	Type 2 interrupt pointer for Non-Mask-Ir
0000C - 0000F	Type 3 interrupt pointer for 1-byte- inst
00010 - 00013	Type 4 interrupt pointer for INTO inst
00014 - 0007F	Type 5 thru 31 interrupt pointers reserved for Intel products
00080 - 003FF	Type 32 thru 255 available interrupt pointers (or general memory use)
00400 - FFFEF	Main memory space
FFFF0 - FFFFB	CPU jumps to code here upon Reset
FFFFC- FFFFF	Reserved for Intel products

# ASCII

	1	MSD	0	1	2	3	4	5	6	7
	LSI	1	000	001	010	011	100	101	110	111
	0	0000	NUL	DLE	SP	0	@	P		p
	1	0001	SOH	DC1	1	1	A	Q	a	q
١	2	0010	STX	DC2	"	2	В	R	b	8
	3	0011	ETX	DC3	#	3	C	S	С	S
	4	0100	EOT	DC4	\$	4	D	T	d	t
	5	0101	ENQ	NAK	%	5	E	U	е	u
	6	0110	ACK	SYN	&	6	F	٧	f	٧
ı	7	0111	BEL	ETB		7	G	W	9	w
	8	1000	BS	CAN	(	8	н	X	h	X
	9	1001	HT	EM	)	9	1	Y	1	У
	A	1010	LF	SUB	•	1	J	Z	j	Z
	В	1011	VT	ESC	+	:	K	[	k	1
	C	1100	FF	FS		<	L	1	E	1
	D	1101	CR	GS	-	=	М	]	m	1
	Ε	1110	so	RS		>	N	1	n	~
	F	1111	SI	US	1	?	0	-	0	DEL

# Unused

	T			X		0		1		2	2	3	3	4		5	,	6		7		N
Н	7	S	(BX			O		0		10		1		2		2		30		3		
ı	8	U	(BX-			0		0		1		1		2		2		3		3		
	8	М	(BP-	-SI)		00		0/		13		1/		2		2/		3		3/		
	5	P	(SI)	ווטון		0		00		1		10		2		20		3		30		
	5	N	(DI)			0	•	00		1		11		2		20		3		30		
	6	T	(dd)			0	6	0	E	10	6	11	E	2	6	21	E	3	6	3		
	5	S	(BX)			0		0		1		1		2	7	2	F	3		3		
	11			-SI+d)		41		4		5		5		6	-	6		70		7		
	12	T		-DI+d)		4		4		5		5		6		6		7:		7		
	12	0	(BP	·DI+d)		4:	-	41		5	-	51		6	-	68		7:		71		
	9	D	(SI+	d)		4		40		5		50		6		60	-	7		70		
	9	A	(DI+			4	5	41	D	5	5	51		6	5	61		7	5	71		
	9	T	(BP-			4		4		5	6	5		6	6	61	E	7	6	71	E	
	9	A	(BX-			4		4		5		5		6		6		7		7		
	11			SI+do		8		8	_	9		9		A		A		B		B		
	12	N		SI+do		8		8		9		9		A		A		В		B		
	11		(BP-	-DI+de	(k	8		8	В	9		9	В	A		A		В		В		
	9	М	(SI+	dd)		8		8		9		9		A		A		В		B		
	9	E	(DI+			8		8		9		9		A		A		В		В		
	9	М	(BX+			8		8		9		9		A		A		BB		B		
	0	R		or AL	-	c		C		D	0	D		E		E		F		F		
	0	Е	CX			C		C		D		D		E		E		F		F	9	
	0	G	DX d			C		C	A	D		D		E	2	E		F		F		
	0	_	BX			C		C		D		D		E		E		F		F	- 1	
	0	DA		or AH		CC		00		D		D		E	-	E		F		F		
	0	T		or DH		C		C		D		0		E		E		F		F		
	0	A		or BH		C		C		D		D		E		E		F		F		
				CHICAGO I	0	A		C		D		В		A		C		D		В		8
						A	X	C		D		В		S		В		S		D		9
						A	0	C		S		D									5	L
						E	S	-	-	S	_	D			_	_	_	_		_		M
p	le				L	٦																
10	Tehl	"	10000	of		O	××	DEC	×	-	(2)	1	(3)	MP	(2)	IMP	(3)	SH	××		٦	
ed	by a	ssen	usage in hbly ar	nd	П	Z	×	DE	×	CAL	(2)	CALL	(3	2	(3)	2	3	PUSH	×	-	ᆀ	×
-	AL.6					0		()		-	7	F	7	F	7		7	_	7		7	
(	L,6 CX,D	X				S	×	DE	×	L		L		L				L				7
( 9	SI+7	),6			П	-	-	-	-	-	-		-	-	-	-	-	_	-	_	-	
	SI)				П	FEST	II'XX	Г		NOT	×	NEG	XX	MUL	××	MUL	×	210	XX	2	××	_
					Н	TE	2	-	_	ž	×	ž	×	Σ	×	Ξ	×	٥	×	9	×	
nel	o av	old	difficul	ty		-		-		-		(7		_		1		1		>		
ex)	and	2 001	respor	10	П	FEST	×	L		NOT	×	NEG	×	MUL	×	MUL	×	2	×		×	I
						_	_	-	_	-	_	-	_	-	_	_	_	_	4		4	
- Re	xe.	bou	Secon	nd			- 1	_	_		_	_	_	AL	_	_	_	_	_			
9 1	nem	pnti	and			S S	O	OR	O.	RCL	O	RCR	xx,CL	SHL/SA	xx.CL	SHR	XX,CL			SAR	X,CL	O
		-	rand is		ı	TT.	5	Œ	3	CL.	2	a	×	SHI	2	(0)	×		-	(0)	2	
ari	of s	ection	on X.	~		-		-		-	-	-	-	-	-	-	-	-	-	-	-	
10	Jump	01 86	cuon .	۸.	П			_		١.				AL		_		_	_			
88	semi	bly.			П	SOL	2	OH	2	RCL	2	CA	2	SHL/SA	x'CL	HH	CL.			SAR	Z,	L
					9	-	×	CL.	×	-	×	T.	×	SH	×	0)	×			0)	×	
S	or	1			П	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	
C	D	E	F			١.		or.		١.		~		AL	Н	m		_		m.		
12	13	14		0		20	×	Š	×	RCL	×	S	×	SHL/SA	××	T.	××			SAR	×	ш
14	29	30	7.	1 2		-		-		-		-		SH	п	0,				0,		
60	61	62		3		-		-	-	-	-	-	-	-		-	-	-			۲	
6	77	78		4		١,		or.		,		la .		AL	Н	ar.			7	~		
92	93	94		5	Н	30	×	ROR	×	RCL	×	S	×	SHL/SA	×	SHR	×			SAR	×	0
	109			6	П	-		-		-		-		SH		0,				0,		
40	125	120		7 8	П	H		H	-	-	-	-	-		-	-	-	-	-	-	-	
56	157			9		ADD	i,X	OR	XX,i	20	- X	SBB	XX,i	AND	L'XX	SUB	- X	XOR	KX,	CMP	T'XX	O
72	173	174	175	A		X	×		×	X	×	S	×	X	×	S	×	×	×	0	×	
			191	8		0	-	ce	:==	0	:==	8	:=	0	:==	8	:=	Œ	:	0	:=	
			2 223	C		ADD	XX,	OR	XX,ii	ADC	XX,ii	SBB	XX,ii	AND	XX,II	SUB	ii,xx	X	XX,ii	CMP	XX.E	8
			2 223	E			ı	-		-				-		-	-	-		-		
52	253	254	255 F	F		ADD	, X	OR	- X	ADC	- X	SBB	×	AND	-,×	SUB	-,×	XOR	-, ×	MP	-, ×	V
C	D	E	F			A			-	X		(0)		M		S		×		0	_	
	-					***																
						(2	2) :									idi	re	ct	Via	N E	101	ra
		erro				10				re										4		la.
177	910-3	step	test			(3	3) =		Id		ııd	1115	ie	11	Id	11e	Cl	via	d (	JOL	uD	ie

word in mem.

# **Pinouts**

	OU	00	
GND	1	40	VCC
AD14	2	39	AD15
AD13	3	38	A16/S3
AD12	4	37	A17/S4
AD11	5	36	A18/S5
AD10	6	35	A19/S6
AD9	7	34	BHE*/S7
AD8	8	33	MN/MX*
AD7	9	32	RD°
AD6	10	31	HOLD (RQ'/GTO')
AD5	11	30	HLDA (RQ°/GT1°)
AD4	12	29	WR' (LOCK')
AD3	13	28	M/IO* (S2*)
AD2	14	27	DT/R* (S1*)
AD1	15	26	DEN' (S0')
AD0	16	25	ALE (QS0)
NMI	17	24	INTA* (QS1)
INTR	18	23	TEST*
CLK	19	22	READY
GND	20	21	RESET

On 8088 AD8 to AD15 are A8 to A15; pin 28 is IO/M\* (S2\*); pin 34 is SS0 (HIGH). Max mode is in parenthesis. "means active low.

DO NOT PLACE ON HOT SURFACE

Copyrighted and published by 07602. Dealer, school, convelcome. End user comment All rights reserved.

d by Micro Logic Corp, POB 174, Hackensack, NJ catalogue, club, premium, and OEM inquiries tents invited. Printed in U.S.A. World copyrighted.

ALTHOUGH PREPARED WITH EXTREME CARE,
THERE ARE NO WARRANTIES EXPRESS
OR MPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

AUTHOR: JAMES D. LEWIS

#107A